IP PortfolioVerification IPamba bus vip

of_vip_ace_mon

AMBA ACE monitor and protocol checker

Maturity plannedTargets FPGA + ASICDifficulty HardPriority 3

ACE and ACE-Lite monitor tracking cache line states per master and checking snoop channel handshakes, snoop responses, barrier and DVM transactions and coherence invariants.

Planned. This block is specified in the catalog with its interfaces and targets. No implementation exists yet; the skeleton command below generates a lint-clean shell with its ports and registers.

Interfaces

PortDirectionKindWidthNotes
tapinparallel768Observed interface signals
txnoutAXI4-Stream128Decoded transactions for scoreboards

Standards

  • AMBA ACE

More in amba bus vip

IDBlockMaturity
of_vip_axi4_monAMBA AXI4 monitor and protocol checkersimulated
of_vip_axi4_bfmAMBA AXI4 bus functional model and agentsimulated
of_vip_axil_monAMBA AXI4-Lite monitor and protocol checkersimulated
of_vip_axil_bfmAMBA AXI4-Lite bus functional model and agentsimulated
of_vip_axis_monAMBA AXI4-Stream monitor and protocol checkersimulated
of_vip_axis_bfmAMBA AXI4-Stream bus functional model and agentsimulated
of_vip_ahb_monAMBA AHB monitor and protocol checkersimulated
of_vip_ahb_bfmAMBA AHB bus functional model and agentsimulated
of_vip_apb_monAMBA APB monitor and protocol checkersimulated
of_vip_apb_bfmAMBA APB bus functional model and agentsimulated