IP PortfolioInterface PHYsoptical_phy

of_vcsel_driver

VCSEL driver array

Maturity plannedTargets ASIC (CMOS) onlyDifficulty Very hardPriority 2

Multi-channel VCSEL driver for 850 nm multimode links with bias and modulation current DACs, FFE peaking, NRZ and PAM4 modes and eye safety shutdown.

Planned. This block is specified in the catalog with its interfaces and targets. No implementation exists yet; the skeleton command below generates a lint-clean shell with its ports and registers.

Interfaces

PortDirectionKindWidthNotes
ctrlin/outAPB control bus32Control and status registers, including ID, VERSION and STATUS
dinindifferential pair4 
vcseloutanalog4 
mon_pdinanalog4 

Standards

  • IEEE 802.3cm-2020
  • IEEE 802.3db-2022

More in optical_phy

IDBlockMaturity
of_pd_tiaPhotodiode TIA arrayplanned
of_sipho_mod_driverSilicon photonics modulator driverplanned
of_ring_tuning_ctrlMicro-ring resonance tuning controllerplanned
of_cpo_engine_ifCo-packaged optics electrical interfaceplanned
of_lpo_linear_frontendLinear pluggable optics driver and TIAplanned
of_pam4_optical_dspPAM4 optical module DSP PHYplanned