IP PortfolioQuantum controltrapped_ion

of_q_ion_transport

Ion transport waveform engine

Maturity plannedTargets FPGA + ASICDifficulty HardPriority 2

Multi-channel DAC waveform engine for segmented trap electrodes, executing precomputed voltage trajectories for shuttling, splitting and merging ions.

Planned. This block is specified in the catalog with its interfaces and targets. No implementation exists yet; the skeleton command below generates a lint-clean shell with its ports and registers.

Interfaces

PortDirectionKindWidthNotes
ctrlin/outAXI4-Lite control bus32Control and status registers, including ID, VERSION and STATUS
irqoutinterrupt1Interrupt request
dac_codesoutvalid-qualified bus1024 

Standards

No external standard applies.

More in trapped_ion

IDBlockMaturity
of_q_aom_ddsAOM RF tone generatorsimulated
of_q_aod_multitoneAOD multi-tone synthesiserplanned
of_q_photon_counterPhoton counting and state detectionsimulated
of_q_ttl_sequencerTTL and laser shutter sequencersimulated
of_q_trap_rf_stabTrap RF amplitude stabiliserplanned
of_q_ion_gate_pulseIon entangling gate pulse shaperplanned